

#### **COMPUTER SCIENCE**

9608/32 October/November 2018

Paper 3 Written Paper MARK SCHEME Maximum Mark: 75

Published

This mark scheme is published as an aid to teachers and candidates, to indicate the requirements of the examination. It shows the basis on which Examiners were instructed to award marks. It does not indicate the details of the discussions that took place at an Examiners' meeting before marking began, which would have considered the acceptability of alternative answers.

Mark schemes should be read in conjunction with the question paper and the Principal Examiner Report for Teachers.

Cambridge International will not enter into discussions about these mark schemes.

Cambridge International is publishing the mark schemes for the October/November 2018 series for most Cambridge IGCSE<sup>™</sup>, Cambridge International A and AS Level components and some Cambridge O Level components.

#### **Generic Marking Principles**

These general marking principles must be applied by all examiners when marking candidate answers. They should be applied alongside the specific content of the mark scheme or generic level descriptors for a question. Each question paper and mark scheme will also comply with these marking principles.

GENERIC MARKING PRINCIPLE 1:

Marks must be awarded in line with:

- the specific content of the mark scheme or the generic level descriptors for the question
- the specific skills defined in the mark scheme or in the generic level descriptors for the question
- the standard of response required by a candidate as exemplified by the standardisation scripts.

GENERIC MARKING PRINCIPLE 2:

Marks awarded are always **whole marks** (not half marks, or other fractions).

**GENERIC MARKING PRINCIPLE 3:** 

Marks must be awarded **positively**:

- marks are awarded for correct/valid answers, as defined in the mark scheme. However, credit is given for valid answers which go beyond the scope of the syllabus and mark scheme, referring to your Team Leader as appropriate
- marks are awarded when candidates clearly demonstrate what they know and can do
- marks are not deducted for errors
- marks are not deducted for omissions
- answers should only be judged on the quality of spelling, punctuation and grammar when these features are specifically assessed by the question as indicated by the mark scheme. The meaning, however, should be unambiguous.

GENERIC MARKING PRINCIPLE 4:

Rules must be applied consistently e.g. in situations where candidates have not followed instructions or in the application of generic level descriptors.

### GENERIC MARKING PRINCIPLE 5:

Marks should be awarded using the full range of marks defined in the mark scheme for the question (however; the use of the full mark range may be limited according to the quality of the candidate responses seen).

#### GENERIC MARKING PRINCIPLE 6:

Marks awarded are based solely on the requirements as defined in the mark scheme. Marks should not be awarded with grade thresholds or grade descriptors in mind.

Question	Answer	Marks
1(a)(i)	<ul> <li>1 mark per bullet point:</li> <li>Correct value for exponent identified e.g. (0.010101 × 2^)5</li> <li>Used to give correct value e.g. 1010.1 or 21/64 x 32</li> <li>Correct answer i.e. 10.5 // 10<sup>1</sup>/<sub>2</sub></li> </ul>	3
1(a)(ii)	<ol> <li>1 mark per bullet point:</li> <li>Correct binary value i.e. 111.1</li> <li>Value for exponent identified e.g. (0.1111 × 2^)3</li> <li>Correct answer i.e. 01111000 00000011</li> </ol>	3
1(a)(iii)	<ol> <li>1 mark per bullet point:</li> <li>Any working method for conversion</li> <li>Applied accurately</li> <li>Correct answer i.e. 10001000 00000011</li> </ol>	3
1(b)(i)	Largest (positive) number (in this format)	1
1(b)(ii)	Overflow // too large to represent // would become negative	1

Question	Answer	Marks
2(a)	<ul> <li>1 mark per bullet point to max 3:</li> <li>Must have a <u>central</u> device</li> <li>Each node is connected to the central device</li> <li>Each node has a dedicated connection</li> <li>Each connection must be bidirectional</li> <li>Nodes may operate under different protocols</li> </ul>	3
2(b)(i)	<ul> <li>1 mark per bullet point to max 2:</li> <li>dedicated circuit/channel/(physical) path</li> <li>connection established before/at the start of the communication</li> <li>which lasts for duration of connection // circuit released at end of the communication</li> <li>all data is transmitted along the same route</li> </ul>	2

Question			Answer		Marks
2(b)(ii)	1 mark for each row	:			4
		Statements	Circuit switching	Packet switching	
		Shares bandwidth		~	
		Data may arrive out of order		~	
		Data can be corrupted	~	~	
		Data are less likely to get lost	either√	or√	

Cambridge International AS/A Level – Mark Scheme
PUBLISHED

		PUBLISHED	
Question		Answer	Marks
3(a)	<ol> <li>mark per bullet point to max 3:</li> <li>Correct use of Idempotent Iaw</li> <li>Correct use of Complement Iaw</li> <li>Correct use of Distributive Iaw</li> <li>Correct use of Redundancy Iaw</li> <li>Correct use of identity Iaw X.1=</li> </ol>	$0 = Y.\overline{Y}  1 = Y + \overline{Y}$ $X(Y + Z) = X.Y + X.Z$ $X.\overline{Y} + Y = X + Y$	4
	1 mark for the correct answer		
	For example:		
	$\begin{split} X &= A.\overline{B}.\overline{C} + A.B.\overline{C} + A.B.C \\ X &= A.\overline{B}.\overline{C} + A.B.\overline{C} + A.B.\overline{C} + A.B.C \\ X &= A.\overline{C}.\left(\overline{B} + B\right) + A.B.\left(\overline{C} + C\right) \end{split}$	Idempotent law Distributive law Complement/Inverse law	
	$ \begin{aligned} X &= A.\overline{C} + A.B \\ X &= A. \left(\overline{C} + B\right) \end{aligned} $	Correct answer	
	$\begin{split} X &= A.\overline{B}.\overline{C} + A.B.\overline{C} + A.B.C \\ X &= A.\overline{C}.\left(\overline{B} + B\right) + A.B.C \end{split}$	Distributive law Complement/Inverse law	
	$ \begin{aligned} &X = A.\overline{C} + A.B.C \\ &X = A.\left(\overline{C} + B.C\right) \\ &X = A.(\overline{C} + B) \end{aligned} $	Redundancy Law Correct answer	

## October/November 2018

Question							Answer	Marks
3(b)(i)	1 mark	for fir	st four a	as 0, 1	mark fo	or 1011		2
	A	в	С	X				
	0	0	0	0				
	0	0	1	0			4 meanly	
	0	1	0	0			- 1 mark	
	0	1	1	0				
	1	0	0	1				
	1	0	1	0			1 mark	
	1	1	0	1				
	1	1	1	1				
3(b)(ii)	1 mark	for co	orrect K	-map <b>AB</b>				1
			00	01	11	10		
		0	0	0	1	1		
	С	1	0	0	1	0		

							PUBLISHED	
Question							Answer	Marks
3(b)(iii)	1 mark fo	or each c 0 0 (0 1 (0	AB           0         01           0         0	op to max	<b>10</b> 1 0			2
3(b)(iv)	1 mark p • A.C • + A. X = A.C	В	point:					2
3(c)(i)	<ul><li>Cori</li><li>Cori</li></ul>	rect colur rect colur	nn headi	ngs and i ngs and i	row head ns, 2 mai	lings – o	alues only rder correct rows or columns (based on headings)	4
			00	01	11	10		
		00	0	1	1	0		
	00	01	0	0	1	0		
	CD	11	0	0	1	0		
		10	0	0	1	0		

9608/32

Question							Answer	Marks
3(c)(ii)	1 mark fo	or each c	correct lo	op to max	<b>&lt; 2</b> :			2
				Α	в			
			00	01	/11	10		
		00	0		1	• 0		
	CD	01	0	0	1	0		
	0D	11	0	0	1	0		
		10	0	0		0		
3(c)(iii)	1 mark p • A.B • + B.	Ē.D	point:					2
	X = A.B -	+ B.C.D						

_			PUBLISHE		
Question			Answe	r	Marks
4(a)	1 mark per row				:
	Quanta d		Token		
	Symbol	Value	Туре		
	Number1	60	Variable		
	Number2	61	Variable		
	Answer	62	Variable		
	10	63	Constant//Literal		
	0	64	Constant//Literal		
4(b)	1 mark for each circled	section			
	51   60 51   61	51 62 4A	62 03 60 02	61   4B   52   <mark>63</mark>   4D   52   <mark>64</mark>   4C	
4(c)(i)	(Code) Optimisation				
4(c)(ii)	1 mark per bullet point • LDD 236 ADD 237 ADD 238 SUB 239 STO 235	: Copy the instruction	ons		
			es 3 and 6 in original code es 3 and 6 in original code		

Question	Answer	Marks
4(c)(iii)	<ul> <li>1 mark per bullet point:</li> <li>Code has fewer instructions/occupies less space in memory</li> <li>shortens execution time of program // time taken to execute whole program decreases</li> </ul>	2
4(d)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	4

Question			Α	nswer							Marks
5(a)	<ol> <li>mark per bullet point to max 4:</li> <li>RISC has fewer instructions</li> <li>RISC has many registers</li> <li>RISCs instructions are simpler</li> <li>RISC has a few instruction formation formation in the second structure of the second struc</li></ol>	istructions ns its es it structions to a	// CISC // CISC // CISC // CISC // CISC // CISC // CISC // CISC // CISC // CISC	has a pr memory	registers tions are ny instruc llti-cycle riable-len rer pipeli more co e addres nore use	more co tion form instructio gth instru- neability mplex cir sing more of cache	ats ns uctions rcuits les /less use	of RAM			4
5(b)(i)	<ol> <li>1 mark per bullet point:</li> <li>Completing the As correctly</li> <li>B in column 2, row 1 no other Bs</li> <li>Remainder correctly completed</li> </ol>	in row 1									3
5(b)(i)	<ul><li>Completing the As correctly</li><li>B in column 2, row 1 no other Bs</li></ul>	in row 1			Ti	me inter	val				3
5(b)(i)	<ul><li>Completing the As correctly</li><li>B in column 2, row 1 no other Bs</li></ul>	in row 1	2	3	Ti 4	me inter 5	val 6	7	8	9	3
5(b)(i)	<ul> <li>Completing the As correctly</li> <li>B in column 2, row 1 no other Bs</li> <li>Remainder correctly completed</li> </ul>		2 B	3 C			-	7	8	9	3
5(b)(i)	<ul> <li>Completing the As correctly</li> <li>B in column 2, row 1 no other Bs</li> <li>Remainder correctly completed</li> </ul>	1			4		-	7	8	9	3
5(b)(i)	Completing the As correctly     B in column 2, row 1 no other Bs     Remainder correctly completed     Stage     Fetch instruction	1	В	с	4 D	5	-	7	8	9	3
5(b)(i)	Completing the As correctly     B in column 2, row 1 no other Bs     Remainder correctly completed     Stage     Fetch instruction     Decode instruction	1	В	C B	4 D C	5 D	6	7 D	8	9	3

		-							
Question		Answer	•						
5(b)(ii)	<ul> <li>1 mark per bullet point:</li> <li>Correct number of cycles for pipelining 8</li> <li>Correct number of cycles without pipelining 4 × 5 = 20</li> <li>No of cycles saved 20 - 8 = 12</li> </ul>								
5(c)	1 mark for each row								
	Statement	Archite	ecture						
	Statement	SIMD	MIMD	SISD					
	Each processor executes a different instruction		~						
	There is only one processor			~					
	Each processor executes the same instruction input using data available in the dedicated memory	~							
	Each processor typically has its own partition within a shared memory		~						

Question	Answer 1 mark for each term/description			Marks
6(a)				
		Description	Term	
	Α	The result of encryption that is transmitted to the recipient	Cipher text	
	в	The type of cryptography where different keys are used, one for encryption and one for decryption.	Asymmetric or Public key	
	с	Electronic document used to prove the ownership of a public key // Electronic document used to prove that the data is from a trusted source	Digital certificate	
	D	Key needed to decrypt data that has been encrypted by a public key // Key needed to encrypt data so that it that can be decrypted by a public key // the key used in asymmetric encryption which is not shared	Private key	
6(b)	<ul> <li>1 mark for C in the correct place</li> <li>1 mark for A followed by D in any position</li> <li>1 mark for D followed by B in any position</li> <li>1 Browser requests that the server identifies itself</li> <li>2 C</li> <li>3 Browser checks the certificate against a list of trusted Certificate Authorities</li> <li>4 A</li> <li>5 D</li> <li>6 B</li> <li>7 Server and Browser now encrypt all transmitted data with the session key</li> </ul>			